We describe an field-programmable gate arrays based (FPGA), 96-channel, Time-to-Digital converter (TDC) and trigger logic board intended for use with the Central Outer Tracker (COT) [T. Affolder et al., Nucl. Instr. and Meth. A 526 (2004) 249] in the CDF Experiment [The CDF-II detector is described in the CDF Technical Design Report (TDR), FERMILAB-Pub-96/390-E. The TDC described here is intended as a further upgrade beyond that described in the TDR] at the Fermilab Tevatron. The COT system is digitized and read out by 315 TDC cards, each serving 96 wires of the chamber. The TDC is physically configured as a 9U VME card. The functionality is almost entirely programmed in firmware in two Altera Stratix FPGAs. The special capabilities of this device are the availability of 840 MHz LVDS inputs, multiple phase-locked clock modules, and abundant memory. The TDC system operates with an input resolution of 1.2 ns, a minimum input pulse width of 4.8 ns and a minimum separation of 4.8 ns between pulses. Each input can accept up to 7 hits per collision. The time-to-digital conversion is done by first sampling each of the 96 inputs in 1.2-ns bins and filling a circular memory; the memory addresses of logical transitions (edges) in the input data are then translated into the time of arrival and width of the COT pulses. Memory pipelines with a depth of 5:5 ms allow deadtime-less operation in the first-level trigger; the data are multiple-buffered to diminish deadtime in the second-level trigger. The complete process of edge-detection and filling of buffers for readout takes 12 ms. The TDC VME interface allows a 64-bit Chain Block Transfer of multiple boards in a crate with transfer-rates up to 47 Mbytes/s. The TDC module also produces prompt trigger data every Tevatron crossing via a deadtimeless fast logic path that can be easily reprogrammed. The trigger bits are clocked onto the P3 VME backplane connector with a 22-ns clock for transmission to the trigger. The full TDC design and multi-card test results are described. There is no measurable cross-talk between channels; linearity is limited by the least-count time bin. The physical simplicity ensures low-maintenance; the functionality being in firmware allows reprogramming for other applications. r
Introduction
The Collider Detector at Fermilab (CDF), is a large (5000-ton) detector of particles produced in proton-antiproton collisions at 1.96 TeV at the Fermilab Tevatron [2] . The detector consists of a solenoidal magnetic spectrometer surrounded by systems of segmented calorimeters and muon chambers. Inside the solenoid, precision tracking systems measure the trajectories of particles; the particle momenta are measured from the curvature in the magnetic field and the energy deposited in the calorimeters. The tracking systems consist of a silicon-strip system with 4750,000 channels around the beam-pipe, followed by the Central Outer Tracker (COT), a large cylindrical drift chamber with 30,240 sense wires arranged in 96 layers divided into 8 ''superlayers'' of 12 wires each [1] . Four of the layers have the wires parallel to the beam axis; the remaining four are tilted by AE2 to provide small-angle stereo for 3D reconstruction of tracks. The maximum drift time of the COT is 200 ns; the maximum drift length is 0.88 cm.
During the present Run II, which started in 2001, the peak luminosity of the Tevatron has grown to over 10 32 cm À2 s À1 , a factor of more than five higher than in Run I. The Tevatron operates with a time between beam crossings of 396 ns, with the result that the occupancy (hits/channel) in the COT increases with luminosity as the average number of proton-antiproton collisions per bunch crossing is now substantially greater than one. A broad range of efforts are underway to upgrade the readout bandwidth to allow operation at luminosities up to 3 Â 10 32 cm À2 s À1 . The COT is used to provide a precise measurement in the magnetic spectrometer of the trajectories of the particles produced in the high-energy proton-antiproton collisions. These measurements are made by recording the time of arrival of electrical charge at sense wires in the COT. A particle traversing the COT perpendicular to the beams traverses 96 layers of sense wires; there are a total of 30,240 sense wires in the COT. The measurement of the time of arrival at each wire is made with a multi-channel Time-to-Digital converter (TDC) [3] .
The conversion of time to a digital signal is a well-developed and sophisticated field [4] [5] [6] [7] . In this note we describe the design of a new 96-channel TDC and trigger logic module designed for the COT implemented in two 48-channel field-programmable gate arrays (FPGAs) [8] . A third, smaller, FPGA serves as the VME interface. The other chips on the board are limited to delay lines, buffers on the input and output signals to the connectors, and DC-to-DC converters to supply voltages not available in the existing VME [9, 10] crates.
Using FPGAs for the combined TDC and trigger logic functionalities has the benefits of negligible cross-talk, linearity limited only by the least count, integrated flexible signal processing for trigger logic, and high-reliability due to very-low chip count. In addition, because the implementation is in firmware, the chip can easily be reconfigured for enhanced capability; the ability to reconfigure also shortens the design cycle as the board does not need to be rebuilt (in general) during prototyping.
Thirty working prototypes have been built and tested. A comprehensive suite of test routines, including some that exploit the capabilities of large FPGAs to implement sources of test data, has been implemented and documented. We present results on performance and readout bandwidth. Fig. 1 shows one of the 30 preproduction boards.
TDC Specifications
A summary of the TDC physical and operational characteristics is given in Table 1 . The schematics of the board are available at [11] . Details of how the TDC operates are given in the text below.
Principle of operation of the TDC
Two functions are implemented in the firmware of the FPGAs: a conventional TDC, digitizing the time of arrival of signals, and the processing of COT data for the trigger system. In this section we describe the TDC implementation.
Secondary particles from antiproton-proton (pp) collisions traverse the Tevatron beam pipe, the silicon-strip vertex detector, and then the COT drift chamber volume. The charged particles ionize the gas in the drift chamber volume; the tracks are measured from the time of arrival of the ionization on the sense wires of the COT [1] . These electrical pulses (hits), are amplified and shaped by the Amplifier Shaper Discriminator (ASDQ) cards [1] directly on the end-plates of the COT, and transmitted to 'Repeater cards' that drive the cables to the VME crates on the outside of the magnet yoke that contain the TDC boards. The TDC is used to digitize the time of arrival and, as a measure of pulse height, the width of the pulses from the Repeater cards.
The time-to-digital conversion is implemented with two Altera Stratix FPGAs, each handling 48 sense wires. This device has an LVDS differential I/O interface that consists of one dedicated serializer/deserializer circuit [13] for each of the 48 differential I/O pairs. Serial data are received along with a low-frequency clock. An internal Phase-Locked Loop (PLL) multiplies the incoming clock by a factor of 1 to 10. Each input signal is sampled at the resulting high-frequency clock rate, converting it to a (1-bit) serial stream, which is then shifted serially through a shift register. The shift register is read out as a parallel word at the low-frequency clock rate, thus converting the serial data stream into a parallel data stream that contains the input data sampled at the higher clock rate. In this application the lowfrequency clock is internally generated with a 12 ns period and the multiplier factor is set to 10, for a resulting 1.2 ns sampling rate of the incoming LVDS signal and a 10-bit wide parallel output data stream. Fig. 2 illustrates the serial-to-parallel conversion, as seen in the Altera Quartus II [14] simulation window. The input pulse is converted into a 10-bit parallel data stream, clocked out as successive words at a 12 ns period. The leading edge of a 'hit' in the tracking chamber is determined by inspecting this stream, two words at a time, and counting the number of ''0'' bits before the first ''1'' bit of a string of at least four ''1'' bits in 2 consecutive words at a time. The width of a hit is calculated by counting the number of successive bits (either 0 or 1) until the start of a string of at least four consecutive ''0'' bits occurs.
TDC Board-Block diagram
The physical layout and the data flow on the board are presented in Fig. 3 . We step through each element in turn below. Fig. 1 . The CDF-II TDC board. The two large chips with silver heat sinks are the TDC FPGAs; the large black objects are DCto-DC converters (the layout allows addition DC-to-DC converters, not needed and hence not stuffed on this board). The FPGA for the VME interface can be seen in the upper lefthand corner. Connector headers and dip switches near the center of the board allow debugging with a logic analyzer.
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The Front Panel (on the left in Fig. 3 ) receives 96 differential inputs, arranged in four 24-channel connectors, that receive pulses from the amplifier/shaper circuits of the COT. The signals are first applied to a receiver block that converts them from a CDF-specific quasi-LVDS signal [12] into standard LVDS and passes 48 of them directly to each of the two FPGA TDC chips, which have identical designs.
Each of the two TDC FPGAs (TDC Chips) does the time-to-digital conversion for 48 wires to generate the Hit-Count and Hit-Data results. These are stored in internal VME Readout buffers implemented on the chip. The TDC Chips also generate prompt data for the Level-1 track trigger processor (XFT). The VME interface block is implemented with an Altera Apex FPGA [15] . This block coordinates VME access to the TDC Chips for regular and Chain Block Transfers (CBLT) [9] in both 32-and 64-bit modes. The VME chip itself is connected to only the 16 least significant bits of the VME data bus (the TDC Chips connect to all 32 data lines). Control signals from the CDF data acquisition and trigger systems are brought onto the TDC board using user-defined pins of the VME P2 backplane connector. The control signals are bussed on the backplane of the CDF-standard 9U VME/VIPA crate [9, 10] from a CDF Tracer Card [16] to each of the TDC boards. The specific control signals used by the TDC are as follows:
The CDF system clock-this is the master reference signal for the CDF data-acquisition system. The clock has a 132-ns period and is synchronous with the accelerator RF structure. On the TDC board the differential PECL signal from the backplane is first converted to TTL, then phase-locked, buffered and applied to the TDC chips. The clock signal is also applied to the TDC chips after passing through a pair of programmable delay lines (0.25 ns granularity, 64 ns range). The Bunch Crossing signal (BC), indicating that a clock corresponds to a crossing of proton and antiproton bunches. The Bunch 0 signal (B0) marks the first proton bunch which comes once per cycle around the Tevatron ring. The Level l and 2 trigger Accept/Reject signals, as well as the Level 2 Buffer address bits. A calibration pulse from the VME backplane. This is converted from PECL to ECL and can be applied to a pair of pins on each of the four front panel connectors. The pulse is thus sent to the amplifier-discriminatorshaper card (ASDQ) of the COT [1] and is used for testing and calibration. The VME P3 backplane connector is used to transmit trigger flags generated by the TDC to the eXtremely Fast Tracker (XFT) processor to identify tracks in the COT for the Level-1 trigger. Each FPGA is connected to a 20-pin header so that it is easy to use a logic analyzer for testing and diagnosis. Signals can be routed to the header by programming the FPGA firmware.

The TDC FPGA Chip
The block diagram of a TDC Chip is presented in Fig. 4 . There are two major data paths inside the TDC Chip, one to record the COT hits for VME readout, and one for the generation of the prompt trigger bits (Trigger Primitives) for the XFT trigger track processor. The Chip is also provided with a Test Data generator, an LVDS pulse generator and a PLL clock generator.
The major functional blocks inside the TDC Chip are described individually below. These are implemented as firmware and are optimized for the CDF application; other applications can be accommodated by firmware changes.
The input block
Each TDC Chip has four banks of 12 highspeed LVDS inputs. From each bank a 120-bit wide data bus passes data to the MUX/MASK block (see Fig. 4 ), which can be set under VME control to block out any unwanted channel (for example, a COT wire that is continuously set true due to a some failure). The MUX/MASK block also allows internal testing of the TDC Chip by allowing the inputs to be switched to a test pattern generated inside the Chip with the Test Data Generator block (described in Section 5.5). The fast digitization and conversion to a 10-bit wide data stream for each channel then follows.
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The pipeline and the Level 2 buffer system
The CDF Level-1 trigger is deadtime-less, with all front-end data held in a pipeline for 5:544 ms while the Level-1 trigger decision is being made [17] . On the TDC card the delay is implemented with a clocked pipeline. On receipt of a Beam Crossing (BC) signal, an input memory address counter is set to zero; the counter then increments on every 12 ns clock. The phase of this input pulse can be adjusted on each board in 0.25 ns steps, set by VME, to compensate for signal propagation and input signal length differences. The memory is 512 words deep, each word containing 480 bits (48 channels Â 10 bits/channel). The memory has two ports; the first port is always writing and the second port is always reading. The adjustable address of the second port, an offset from the first port, is set to establish the desired delay period for the pipeline. The maximum delay is $6:1 ms.
To reduce deadtime in the CDF Level-2 (L2) trigger system, on a Level-1 Accept signal (L1A) the data from a given beam crossing are transferred to one of four Level-2 buffers, awaiting a L2 trigger decision [17] . The four L2 buffers are independently controlled by an accompanying L2 buffer-selection signal. These signals are in phase with the CDF clock pulse. The L2 buffers are two-port memories; each has a respective write address counter for the input write port and all share a single address counter for their (output) read port. This allows the writing of a second Level-1 buffer while a first is still collecting data. 10-bits-wide per channel, so that 48 channels are written at each tick in a 480-bit wide word. To achieve a maximum of 384 ns for the time range, the maximum length is 32 words, set via VME at initialization (the maximum drift time in the CDF COT is $200 ns).
A Level-2 Accept signal, together with an address pointer, selects one of the four Level-2 buffers to be transferred to the Edge Detector Block. The read port of the selected memory is driven through the full range of stored data addresses to present all the stored data. As not all buffers contain data from beam crossings that pass the Level-2 trigger (and therefore these would not receive a Level-2 Accept signal), the logic allows any Level-2 buffer to be overwritten whether or not it has been read. No data memory buffer is ever erased.
The edge detector block
The purpose of the Edge Detector Block is to find hits on the wires. Hits are defined as pulses of at least 4.8 ns in width. Since the pulses can be of indefinite length, the techniques of pattern matching or look-up tables cannot be used. The technique used in the Edge Detector Block is to look for leading and trailing edges of a pulse. A leading edge is defined as a transition from low (0) to high (1) and a trailing edge is defined as a transition from high (1) to low (0). It is assumed that all wires start out in a low (0) state and the first transition to find is a leading edge.
The Edge Detector Block is made up of two modules. The first, called the ED, finds and stores the edges on each of the 48 wires. The second, called the ED48, controls the timing of the data transfer into the Edge Detector Block, collects and packs the output hit data, and signals when the Block is finished. Each wire has its own dedicated ED module, making 48 on each TDC Chip; there is only one ED48 module on each Chip.
The data from the Level-2 Buffer are fed into the Edge Detector Block in 10-bit words. A single ED looks for hits in two consecutive 10-bit words at a time. The beginning of a hit is defined as a zero followed by at least four ones, or in the case of the first word, four ones in a row. The end of a hit is defined as a one followed by four zeroes. There are three possible transitions in each word and each transition needs a memory cycle.
The maximum number of words looked at per beam crossing for each wire is variable, with a maximum of 33 words (396/12). The maximum is set by the time between Tevatron beam crossings, 396 ns, and the data clocking period of 12 ns for each word (1.2 ns per bit times 10 bits per word). The number of words to be searched by the ED is set in a register via VME at initialization. Table 2 shows the relationship between the position of bits in the words sent to the ED and their respective time value as an example in a word that has three possible transitions.
A worked example
In this case, there is a leading edge (transition #1) starting at time value 1 and ending at time value 4 (transition #2). There is also possibly another leading edge (transition #3), starting at time value 9, depending on what is in the next word. In this case, the ED, which looks at 2 words at a time, would find a hit if the next word started with three ones.
Once a hit has been found, the data describing the hit are stored in a RAM in the ED and the hit total is incremented. Each hit is characterized by the number of the time bin of the leading edge and the width, expressed as the number of time bins in the hit. Thus if the data in the example of Table 2 were the first word in the data stream, the leading edge stored would be 1 and the width would be 4. If instead the example data were the third word, the leading edge time would be 21 (10 bits each for The first is a leading edge starting at time value 1 and ending at time value 4, which is the second transition. There is also possibly another leading edge transition starting at time value 9, depending on what is in the next word. Time values go from early (9) to late (0). the first and second words plus time value 1 in the third word) and the width would still be 4.
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The XFT Block
The choice of implementing the TDC functionality by firmware in an FPGA facilitates integrating an associated functionality, the implementation of complex deadtimeless pattern recognition to feed the tracking trigger system. The TDC XFT block generates 'Trigger Primitives' used by the eXtremely Fast Tracker (XFT) [18] , which identifies tracks in the Central Outer Tracker (COT). The tracks are used in the Level 1 Trigger, as well as in Level 2, and consequently the complete pattern recognition and momentum reconstruction have to be available within 5:5 ms after the beam crossing. The sense-wire planes of each superlayer in the COT are tilted in the r À f plane so that a high momentum track will traverse each superlayer [1] , and consequently will travel between a pair of sense wires in each plane, resulting in some hits that are 'prompt'. The present Run IIa XFT splits the 396 ns interval between beam crossings into three time bins, a prompt, a not sure, and a delayed time bin. These three bins are logically combined to give 2 trigger bits per wire every 396 ns. The new TDC/XFT design described here uses 11 time windows to produce 6 output trigger bits per COT wire every 396 ns. The 6 bits, referred to below as 'Trigger Primitives', are derived from the hit occupancies in the 11 time windows with Boolean logic. The larger number of time windows allows better momentum resolution and fake track rejection.
The Trigger Primitives, consisting of the 6 bits per wire times 48 wires, are output each 396 ns from the XFT block on each of the 2 FPGAs.
Every 22 ns the TDC Chip sends out 16 bits to the P3 backplane (48 bits for 66 ns, and so 48 Â 6 ¼ 288 bits for 396 ns). In order to speed up the transmission of data to the XFT, the bit for each of the time bins is transmitted in turn after the calculation for its corresponding three time-windows (see below) is completed. The time windows can be reprogrammed to optimize performance by changing data in VME registers without firmware changes.
The TDC XFT block receives two types of signals, the CDF control pulses Bunch 0 (B0) and Bunch Crossing (BC), and the primary (digital) data-stream from the COT. The XFT block sends out timing alignment signals and the Trigger Primitives (trigger bits) to the P3 connector on the VME backplane for transmission to the XFT. The TDC XFT block is controlled by two VME registers and an internal RAM [19] . The values of the registers determine the input and output delays, and the RAM contents define the timewindow intervals.
The TDC XFT block includes three main blocks ( This implementation allows defining time-window ranges in units of 6 ns for the CDF XFT. However, hit scanning can be done separately for every bit of the 10-bit data word (this would require configuring the firmware for 10 timewindow control bits per channel). In this case the time-window unit would be 1.2 ns. The 6 ns resolution is thought to be sufficient for the existing XFT system.
Trigger Logic Control (TLC). The TLC controls the XFT logic. Every 12 ns the Trigger Logic Control block sends 22 bits, two per timewindow to the Occupancy Detectors defining which 11 time-windows are enabled for this clock cycle. All Occupancy Detectors get the same 22 time-window bits. These time-window bits are stored in a 22-bit wide RAM, accessible via VME. The RAMs Address Counter is incremented every 12-ns clock and hence the time-window bits refresh every 12 ns. The Address Counter starts to count on receiving an XFT-Enable pulse, which is adjusted to be delayed by the same amount as the COT data stream relative to the Bunch Crossing (BC) and Bunch Zero (B0). Output Multiplexer (OM). This receives the trigger bits from the 48 Occupancy Detectors and sends the Trigger Primitives in parallel to the P3 backplane. Each OM sends out a 16-bit Trigger Primitive word every 22 ns on the P3 connector to the XFT. The signals are buffered to the P3 connector as TTL levels. The OM also sends synchronously a Word_0 marker, the B0 marker if appropriate (i.e. the crossing is that of the Tevatron bunch 0), and an alignment signal (Data Strobe). The OM does not perform any logical operations on the trigger bits, but sends them in the order required by the XFT [18] . The existing cables to the XFT have too low a band-width to transmit the 22-ns Main Clock as a data strobe, and so Trigger Primitive bits are sent on the leading and trailing edges of a slower clock which is also transmitted on the cables. The Data Strobe (DS) is a 44 ns clock formed from doubling the period of the Main Clock. Thirty-two bits, 16 from each TDC Chip, are sent every 22 ns, with 18 such cycles in the beam-crossing period of 396 ns.
TDC XFT-DAQ Block
The TDC XFT-DAQ block of the firmware, used for testing and diagnostic purposes only, connects to a dedicated DAQ system similar to the hit-data stream. It has the same structure, consisting of a 'Pipeline', L2 buffers, and VME-readout buffers, and follows the same L1A/L2A sequence as that of the main hit-data stream. The length of the XFT-L2 buffers is also VME controlled. For testing, the XFT block is fitted with another simple VME Readout RAM that contains the current XFT Trigger Primitives. This RAM can be frozen and read out via VME for diagnostic tests, in particular for debugging the TDC-XFT connection.
The Test Data Generator
The Test Data Pattern Generator inside the TDC Chip allows testing of the functionality of the TDC by running test data through the entire sequence. The Pattern Generator is implemented in the firmware as a VME accessible dual-port, 512-bit wide RAM, which can store 8192 32-bit words. The first 480 bits of the 512 are used to drive the 48 channels with 10-bit words of test data. The Pattern Generator is used in the tests described below in Section 8.
The ASDQ Pulse Generator
The COT electronics chain of ASDQ-Repeater-TDC boards can currently be calibrated by having each TDC send a differential-ECL calibration pulse 'upstream' on a pair of dedicated lines in the multi-conductor signal cable to its associated ASDQ cards. Each ASDQ uses this input to generate a calibration pulse at its input, which then propagates back through the data lines of the same signal cable [1] . This loop allows a time calibration of the signal path, including the actual cable length. Multiple chains can be calibrated simultaneously by providing the bussed calibration backplane signal to each TDC (see Section 4). The TDC firmware also provides for local generation on the TDC of the pulses to the ASDQ cards. The choice of the two calibration modes is made by VME register selection.
In the local generation mode, the SERDES OUT block (see Fig. 4 ) generates a serial LVDS pulse pattern, available as an ECL signal on the front panel. The timing and number of pulses are controlled via VME by writing the contents of the Tx Pulse RAM (Fig. 4) , which is implemented as a 10-bit wide, 512-word memory.
The Clock Generator Block
The Clock Generator Block, implemented in each TDC FPGA with PLLs, generates the 12-ns and 22-ns clocks used inside the Chip. All the clocks are synchronous with the delayed CDF clock. The prompt CDF clock is also received and is used to latch the CDF-specific back-plane control signals (described in Section 4). Four 12-ns clocks are generated onto output pins of the FPGA as LVDS signals and routed back into the Chip onto the FPGAs dedicated high-speed clock input pins, one for each high-speed I/O bank.
The VME Interface Block
The VME Interface is implemented with a third, smaller, Altera FPGA [15] . The design permits Chained Block Transfer (CBLT) read commands in both 32-and 64-bit modes for data transfer. CBLT uses geographical addresses different from the ones normally used in the crate, recognized only by the participating modules. In CDF there are typically 18 TDC cards per VME crate.
There are two possible CBLT read commands:
( In this firmware implementation, the CBLT mode is enabled by default. Up to 18 TDC cards sit in a VME crate on the CDF detector; the TDC module closest to the Crate CPU is automatically considered first in the chain. The setting of a module as last in the chain, or the possible removal of a module from the readout, is done by writing to a register in the module's VME Chip to disable CBLT mode [19] .
Module power requirements
The TDC board receives þ5 V=15 A and À5 V=2 A on the P0, P1, and P2 backplane connectors. The board generates þ1:5 V=15 A and þ3:3 V=10 A with DC/DC converters, and þ2:5 V=3 A using a linear regulator. A À3:3 V voltage is also generated and passed through the front panel connectors to the amplifier-discriminator-shaper card (ASDQ) [1] . Spare locations on the TDC board are provided for two additional DC/DC converters.
Performance of the TDC and Readout
The implementation of both the TDC functionality and the processor with its extensive trigger logic and self-testing capabilities in one chip with digital inputs and outputs has an impact on characterizing the properties of the TDC. We discuss the linearity, cross-talk, and channel-tochannel time skew in turn below [20] . We also describe the bandwidth of the module for both 32-and 64-bit VME block transfers.
Linearity
Unlike in more conventional analog TDCs, the time-to-digital conversion is basically digital, with the time binning determined by the sampling of the input signal during de-serializing. This is controlled by a phase-locked loop. The PLL locks a local oscillator; an error bit monitors loss of lock. The jitter in the clock driven by the PLL is specified to be less than 200 ps; the drift in the PLL is negligible [13] . The differential non-linearity consequently is less than 200 ps. Channel-tochannel skew is specified to be less than 100 ps [13] . Each of these effects is significantly smaller than the least count of 1.2 ns; we (conservatively) quote AE1 count to be the inherent precision of the device.
In the CDF application described here, the data arrive at the front face of the TDC asynchronously with the CDF clock. There is consequently an undetermined phase between the clock and the data, resulting in a possible additional 1 count jitter.
1 Fig. 6 shows measurements of the linearity, with no deviation from expectations.
Channel-to-channel skew
Skew measurements were made from the LVDS receiver's output pins to the FPGA input pins. The measuring point on the FPGA was accessed by soldering test pick-off wires to the FPGA BGA hole pattern on the solder-side of the PC board. The channel-to-channel skew from contributions other than the FPGA was measured to be less than 100 ps. Channel-to-channel variations inside the FPGA are negligible.
Crosstalk
To test for crosstalk we compare the output of the TDC boards with a reference set, computed automatically by the test routines from the input data stored in the RAM in the TDC Chips. All test routines are implemented as C-code, which is executed on the PowerPC (MVME2301 or MVME5500) crate controller after compilation. Other crate controllers can also be used without any significant differences. Both ''walking'' 1's and 0's, and random patterns were used. The test This is not inherent in the TDC electronics, but is from the application. For a synchronous application this does not apply. routines exercise the Edge Detector (ED48 test), the TDC XFT block (XFT test) and the Chain Block Transfer in both 32-and 64-bit modes (CBLT32/64 tests).
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A total of 5 Â 10 9 cycles were performed; zero bit-errors were observed. This puts a limit at 90% C.L. on the cross-talk bit-error rate due to crosstalk inside the FPGA of 5 Â 10 À10 .
Readout bandwidth
The results of tests of the readout speed are described below in more detail. The burst-mode readout speed achieved in CBLT64 mode is 47 MB/s. The Edge Detector (ED48) processing time is always less than 12 ms (for 7 hits/wire).
Testing chain block transfer: the CBLT32/64 Test
The CBLT 32/64 tests read out multiple boards in a crate sequentially. Tests were performed with up to 18 TDC boards in a VME crate. The tests are designed to check the VME chain-block transfer capabilities of the board, and also cratewide characteristics such the crate backplane capability, stability, and multi-board performance.
In the CBLT tests the initial contents of the Level 2 buffer RAMs are used to predict the output of the ED48 modules as read from the Hit Count and the Hit Data RAMs. In the full-crate test 18 TDC boards are used. For each of the 36 TDC Chips in the test (2/board), the L2 buffer lengths are set so that all possible patterns are sampled. The order of accessing the four L2 buffers is also selected differently for each TDC board, so that all combinations of L2 buffer and buffer length are sampled. The CBLT32 and CBLT64 tests were repeated 5 Â 10 9 times each without a single failure, such as would be due to cross-talk or timing jitter in the logic.
Conclusions and summary
A new 96-channel TDC and trigger processor module has been designed for the CDF Experiment at Fermilab using the multichannel bitsampling capabilities of the AlteraStratix FPGA family. The board, built in a 9U VME format, contains few other components other than the 2 TDC FPGAs, a VME controller implemented in a 3rd FPGA, DC-to-DC-converters, and input/output buffers. The functionality is exceptionally flexible, being controlled by firmware, so that it can be reprogrammed for different applications. The TDC has extensive test capabilities, implemented directly in the FPGAs. Thirty boards have been built and tested. The reliability of the board is high as the chip count is very low. The TDC differential non-linearity is 200 ps, i.e. within AE1 count at any point in the range, and no cross-talk was detected in 5 Â 10 9 96-channel tests. The channel-to-channel skew is less than 100 ps. A full crate of the CDF-II TDC has been operated and read out in 64-bit block-transfer mode at a speed of 47 Mbytes/s.
